Rodrigo Nogueira Wuerdig

PhD Student in Microelectronics @ UFRGS

PhD Student in Electrical Engineering @ KU Leuven

rodrigowuerdig@gmail.com

GitHub • LinkedIn • Google Scholar


Engineer by passion, scientist by nature.

About

Rodrigo Nogueira Wuerdig is a joint PhD researcher in microelectronics at KU Leuven and UFRGS, specializing in data converters (TDC, ADC, DAC). With tape-out experience, he has contributed to silicon-proven designs that push the boundaries of efficiency and performance. Passionate about open-source EDA tools, Rodrigo mentors digital design teams through IEEE’s UNIC-CASS program, fostering the next generation of IC designers. His experience spans startups, research, and multinational collaborations, always striving to bridge academia and industry. In addition to his expertise in microelectronics and IC design, Rodrigo has formal training in Agile methodologies, UML, and business modeling techniques.
Contact Me
Brazilian and Italian citizen (EU), currently based in Belgium.
Tape Out GME-AMS 2020

Fig. Tape Out GME-AMS 2020

Professional Experience

Research Experience

Education

Interests

Publications

Conference Papers

2023 - LEX - A Cell Switching Arcs Extractor WUERDIG, R. N.; MACIEL, V.; REIS, R.; BAMPI, S. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Foz do Iguaçu, 2023.

2022 - Designing a 9.3μW Low-Power Time-to-Digital Converter (TDC) for a Time Assisted SAR ADC WUERDIG, R. N.; CANAL, B.; BALEN. T.; BAMPI, S. In: IEEE Symposium on Integrated Circuits and Systems Design (SBCCI), Porto Alegre, 2022.

2022 - Mitigating Asynchronous QDI Drawbacks on Mac Operators with Approximate Multipliers WUERDIG, R. N.; SARTORI, M. L. L.; ABREU. B.; BAMPI, S.; CALAZANS, N. L. V. In: IEEE International Symposium on Circuits and Systems (ISCAS), Austin, 2022.

2020 - Evaluating Cell Library Sizing Methodologies for Ultra-Low Power Near-Threshold Operation in Bulk CMOS WUERDIG, R. N.; LIMA, V. ;BAUMGRATZ, F.; SOARES, R. ; BAMPI, S. In: 11th IEEE LASCAS - Latin American Symposium on Circuits and Systems, San José, 2020.

2019 - Asynchronous Quasi-Random Number Generator: Taking Advantage of PVT Variations WUERDIG, R. N.; SARTORI, M. L. L.; CALAZANS, N. L. V. In: 10th IEEE Latin American Symposium on Circuits and Systems (LASCAS’19), Armenia, 2019.

2019 - Synthesizing HF-RISCV Core for X-Fab 180 nm WUERDIG, R. N.; FRANCO, L. P.; SCROFERNEKER, R. F.; METZLER, C.; REIS, R.; In: 34th South Symposium on Microelectronics (SIM’19), Pelotas, 2019.

2019 - A 1 GHz 64 b Serial Peripheral Interface for 40 nm Bulk CMOS Technology WUERDIG, R. N.; BAUMGRATZ, F.; BAMPI, S.; In: 19th Microelectronics Students Forum (SFORUM’19), São Paulo, 2019

2020 - Leveraging QDI Robustness to Simplify the Design of IoT Circuits SARTORI, M. L. L.; WUERDIG, R. N.; MOREIRA, M. T.; BAMPI, S.; CALAZANS, N. L. V. In: IEEE International Symposium on Circuits and Systems (ISCAS), Seville, 2020

2019 - Pulsar: Constraining QDI Circuits Cycle Time Using Traditional EDA Tools SARTORI, M. L. L.; WUERDIG, R. N.; MOREIRA, M. T.; CALAZANS, N. L. V. In: 2019 IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC’19), Hirosaki, 2019. BEST PAPER FINALIST

2024 - Statistical Analysis of VVC Residual and Entropy Coding aiming Efficient Hardware Design GB Cardoso, DF Tomm, JS Gomes, WUERDIG, R. N., S Bampi, FLL Ramos; In: LASCAS 2024, Punta del Este, 2024

2023 - AV1 Residual Syntax Elements Assessment and Efficient VLSI Architecture JS Gomes, WUERDIG, R. N., FLL Ramos, S Bampi; In: SBCCI, Rio de Janeiro, 2023.

2023 - RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32 FF Nascimento, WUERDIG, R. N., AF Ponchet, B Sanches, DS Loubach, R D’Amore, MHV Junior, WS Oliveira, VO Kuribara, LC Moreira; In: ETCM, Ambato - Ecuador, 2023.

Journal Articles

2023 - Comparative Implementation of PicoSoC System-on-Chip in X-Fab 180 nm Node Technology WUERDIG, R. N., LH Brendler, CM Diniz, R Reis, S Bampi; In: Journal of Integrated Circuits and Systems (JICS), 2023

2019 - Logical and Physical Synthesis of a HF-RISCV Core for X-Fab 180nm Technology WUERDIG, R. N.; FRANCO, L. P.; SCROFERNEKER, R. F.; METZLER, C.; REIS, R.; In: Revista Jr de Iniciação Científica em Ciências Exatas e Engenharia (ICCEEg), 2019

2020 - Enhancing Side Channel Attack-Resistance of the STTL Combining Multi-Vt Transistors with Capacitance and Current Paths Counterbalancing LIMA, V. G.; WUERDIG, R. N.; PAIM, G.; ROCHA, L. M. G.; ROSA, L.; MARQUES, F.; CAMARGO, V.; COSTA, E. A. C.; SOARES, R.; BAMPI, S.; In: Journal of Integrated Circuits and Systems (JICS), vol.15, n.1, 2020